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High dynamic range adaptation for ROI
tracking based on reconfigurable
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J. Fernández-Berni, R. Carmona-Galán, R. del Río and
Á. Rodríguez-VázquezTechset ComA single-exposure technique to extend the dynamic range of vision
sensors is presented. It is particularly suitable for vision algorithms
requiring region-of-interest (ROI) tracking under varying illumination
conditions. The operation is supported by two intertwined photo-
diodes at pixel level and two digital registers at the periphery of the
pixel matrix. These registers divide the focal plane into independent
regions within which automatic concurrent adjustment of the
integration time takes place for each frame. At pixel level, one of the
photodiodes senses the pixel value itself, whereas the other, in collab-
oration with its counterparts in every prescribed ROI, senses the mean
illumination of that speciﬁc ROI. An additional circuitry interconnect-
ing both photodiodes asynchronously determines the integration period
for each ROI according to its mean illumination. The experimental
results for a quarter video graphics array prototype CMOS vision
sensor are reported.Introduction: The most usual technique for imagers to deal with scenes
featuring high dynamic range (HDR) consists in taking multiple cap-
tures per frame with different exposure periods and subsequently com-
bining them [1]. Although this technique performs well for still images,
it creates artefacts if motion occurs during multi-exposure. Specialised
sensing architectures capable of extending the dynamic range through
single exposure [2–4] are thus highly demanded at present [5]. This is
also the case for vision sensors that, unlike imagers, are intended not
to simply provide high-quality images but to support the automatic
extraction of meaningful information from the activity, i.e. motion,
taking place in a scene. Despite this fundamental difference between
the targeted functionality of imagers and vision sensors, the latter com-
monly makes use of the HDR techniques devised for the former. The
development of speciﬁc HDR techniques tailored for the requirements
of vision algorithms has received little attention. In this Letter, we
describe a sensing architecture particularly suitable for one of the
basic tasks implemented by vision algorithms: region-of-interest
(ROI) tracking. Once a certain ROI is spotted, a vision algorithm typ-
ically tracks it across the scene while carrying out the prescribed ana-
lytics. This tracking and the corresponding analytics must not be
affected by variations in the illumination over the ROI. Indeed, the pri-
ority should be to adapt the capture for that ROI while ensuring that new
ROIs can still be detected and adapted in case they enter the scene. This
is exactly the functionality provided by the proposed architecture.
Reconﬁgurable concurrent dual-sensing architecture: A simpliﬁed
scheme of the proposed sensing architecture is depicted in Fig. 1,
together with the mixed-signal circuitry to be included at pixel level.
Two serial-in parallel-out digital registers for columns and rows,
respectively, are required at the periphery of the pixel matrix. Each bit
stored in these registers enables (logic ‘1’) or disables (logic ‘0’) the
connection through switches between neighbouring columns and rows
across the matrix. After loading the prescribed interconnection patterns
into them, the focal plane gets divided into different rectangular shaped
regions. These patterns are meant to change on a frame basis according
to the scene content and the analytics performed by the vision algorithm.
Once the focal plane is properly divided, the two photodiodes and cor-
responding sensing capacitances at pixel level are reset to Vrst by assert-
ing the control signals RST and PI_EN. After reset, RST is switched
back to ‘0’ and photo-integration starts. The pixel value, Vpxij , will be
given by
Vpxij = Vrst −
Iphij
C
Tk (1)
where Iphij represents the average current photo-generated during the
integration period denoted as Tk. This period will be the same for all
the pixels composing a particular image region k. It directly depends
on the mean illumination of that region, as demonstrated next. To
obtain the expression for Tk, we must take the additional photodiode
and sensing capacitance into account. These elements are scaled down
by a factor m with respect to the main photodiode and sensing
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Fig. 1 Simpliﬁed scheme of proposed sensing architecture (above) and
mixed-signal circuitry (below) to be included at pixel level
The speciﬁc value of m in a physical realisation will depend on a
trade-off between operation accuracy and area limitations, as further
explained below. The second sensing capacitance will be interconnected
through switches with its counterparts within the considered region k.
The resulting larger capacitance will integrate all the photocurrents gen-
erated in their associated photodiodes. The voltage Vaij will therefore be
the same for all the pixels of the generic region k, expressed as
Vaij = Vrst −
(1/m)
∑
∀i, j[k Iphij
W · H · (1/m)C Tk (2)
where W ×H are the dimensions of the considered region, in pixels. We
are assuming that both pixel photodiodes are close enough to propor-
tionally sense the same amount of light. Note that Tk will be determined
by the time instant at which Vaij reaches the input threshold voltage of
the digital buffer. At that instant, the output of the buffer will switch
to ‘0’, stopping the photo-integration associated with the pixel value
Vpxij . To extend the dynamic range as much as possible, the input
threshold voltage of the buffer must be designed to coincide with the
middle point of the signal range, i.e. (Vrst + Vmin)/2, where Vmin is the
lower limit of the signal range. Overall, (2) can be re-written as
Vrst + Vmin
2
= Vrst −
Iphk
C
Tk (3)
where Iphk is the average current photo-generated in the region k,Doc: H:/Iee/El/ISSUE/50 -24/Pagination/EL20143136.3d
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directly proportional to its mean illumination. Solving (3) for Tk
Tk = C2
DVpxMAX
Iphk
(4)
where DVpxMAX = Vrst − Vmin represents the maximum pixel excursion.
Substituting (4) in (1), we obtain that
Vpxij = Vrst −
DVpxMAX
2
Iphij
Iphk
(5)
where we can see that the voltage excursion for all the pixels belonging
to a certain region k will depend on the illumination conditions of that
particular region, speciﬁcally on its mean illumination. This asyn-
chronous adaptation of the integration period takes place concurrently
for each region previously set from the peripheral registers. For
regions poorly illuminated, the maximum integration period will be
given by the time instant at which PI_EN switches back to ‘0’. This
instant will in turn depend on the minimum frame rate affordable by
the targeted application. Finally, note that (1)–(5) will be valid as
long as the scale factor m can be applied accurately. If the photodiode
and the capacitance sensing the mean illumination are scaled down
too much, nonlinear terms and mismatch can lead to a great deviation
with respect to the ideal linear operation just described.
Experimental results: We have implemented the sensing architecture
sketched in Fig. 1 for a quarter video graphics array (QVGA) prototype
CMOS vision sensor. A photograph of the chip together with a micro-
photograph of part of the pixel matrix and the pixel layout is depicted
in Fig. 2. The photodiodes can easily be identiﬁed in the lower left
corner of the layout. The scale factor ism = 1 since this chip incorporates
additional functionalities at pixel level that require sensing capacitances
with the same nominal value. The switches and capacitors are
implemented by single MOS transistors. The main characteristics of
the chip are summarised in Table 1.
Fig. 2 Prototype vision sensor along with microphotograph of part of pixel
matrix and pixel layout
Table 1: Summary of main chip characteristicsTechnology Std 0.18 μm 1.8 V 1P6M CMOS processDie size (with pads) 7.5 × 5 mmPixel size 19.59 × 17 μmFill factor 5.4%Photodiode type n-well/p-substratePower supply 3.3 (pads), 1.8 V (core)DSNU 1.7%PRNU (50% signal range) 3.5%ADC throughput 5 MSa/s (200 ns/Sa)Power consumption at 30 fps 42.6 mWThe prototype has been embedded into a ﬁeld-programmable gate
array-based system for testing purposes. The captured images are sent
to a personal computer where we make use of the Open CV library to
run ROI tracking vision algorithms on them. When a certain ROI is
detected, the coordinates of its bounding rectangle are transmitted
on-the-ﬂy to the test board for the sensor to adapt the next capture cor-
respondingly. Two examples are shown in Fig. 3: face tracking (Fig. 3a)
and pedestrian tracking (Fig. 3b). The left images correspond to an adap-
tation based on the global mean illumination of the scene. This leads to a
noisy capture of poorly illuminated regions as well as to saturated pixels
in regions featuring very high illumination. ROI-driven HDR adaptation
was activated for the right images. In this case, we retrieve the details of
the detected ROIs previously missed. Furthermore, the details on other
regions are also retrieved, thanks to the focal-plane division required to
adapt the capture for those ROIs. The whole sequences can bedownloaded from [6]. Intra-frame dynamic ranges of up to 102 dB
have been experimentally achieved for different image regions by apply-
ing the technique described in this Letter.
a
b
Fig. 3 Experimental results from prototype chip
a Face tracking
b Pedestrian tracking
With global adaptation (left) and ROI-driven adaptation (right). Whole sequences
can be downloaded from [6]
Conclusion: When it comes to extracting meaningful information from
a scene, vision algorithms have to cope with changing illumination con-
ditions. Generally, all the reported techniques targeting HDR deal glob-
ally with the image content. There is no special consideration for
speciﬁc regions in the process of adjusting the capture according to
their illumination conditions. However, vision algorithms usually
focus their attention in particular ROIs. This Letter presents a specialised
sensing architecture suitable for HDR ROI tracking. It permits adapting
and reconﬁguring the image capture on a frame basis according to the
scene content. This functionality has been experimentally proved by a
prototype vision chip implementing the proposed architecture.
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